| 1/4 | 6 | |||||||||||||||||||||||
| 2 | ||||||||||||||||||||||||
| 5 | ||||||||||||||||||||||||
| 3 | ||||||||||||||||||||||||
1. A technique in computer architecture that allows multiple instruction stages to be overlapped in order to improve efficiency and performance.
2. A type of pipeline hazard where a later instruction depends on the result of an earlier instruction that has not yet completed.
3. The process of discarding all instructions in a pipeline due to a misprediction or hazard, and restarting the pipeline.
4. A condition in processor pipelining where the next instruction cannot execute in the next stage due to a dependency or conflict.
5. A condition in processor pipelining where the hardware is unable to support overlapping of certain stages.
6. A series of stages through which instructions pass in a processor pipeline, each stage carrying out a specific operation.