| 1/3 | |||||||||||||||||||||
| 5 | |||||||||||||||||||||
| 6 | |||||||||||||||||||||
| 4 | |||||||||||||||||||||
| 2 | |||||||||||||||||||||
1. The process of discarding all instructions in a pipeline due to a misprediction or hazard, and restarting the pipeline.
2. A series of stages through which instructions pass in a processor pipeline, each stage carrying out a specific operation.
3. A technique in computer architecture that allows multiple instruction stages to be overlapped in order to improve efficiency and performance.
4. A type of pipeline hazard where a later instruction depends on the result of an earlier instruction that has not yet completed.
5. A condition in processor pipelining where the hardware is unable to support overlapping of certain stages.
6. A condition in processor pipelining where the next instruction cannot execute in the next stage due to a dependency or conflict.